dblp.uni-trier.dewww.uni-trier.de

Andrea Calimera

List of publications from the DBLP Bibliography Server - FAQ
Coauthor Index - Ask others: ACM DL/Guide - CiteSeer - CSB - Google - MSN - Yahoo

2008
3EEAndrea Calimera, Enrico Macii, Massimo Poncino, R. Iris Bahar: Temperature-insensitive synthesis using multi-vt libraries. ACM Great Lakes Symposium on VLSI 2008: 5-10
2007
2EEAndrea Calimera, Antonio Pullini, Ashoka Visweswara Sathanur, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology. ACM Great Lakes Symposium on VLSI 2007: 501-504
1EEA. Sathanur, Andrea Calimera, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing. DATE 2007: 1544-1549

Coauthor Index

1R. Iris Bahar [3]
2Luca Benini [1] [2]
3Alberto Macii [1] [2]
4Enrico Macii [1] [2] [3]
5Massimo Poncino [1] [2] [3]
6Antonio Pullini [2]
7A. Sathanur [1]
8Ashoka Visweswara Sathanur [2]

Copyright © Thu Jun 5 07:42:39 2008 by Michael Ley (ley@uni-trier.de)